MicroController Pros Home Page My Account  Cart Contents  Checkout  
  Store » LX51 My Account  |  Cart Contents  |  Checkout   
Quick Find
Enter keywords to find the product you are looking for in the Quick Find field above

or use
Advanced Search
Accessory Boards->
ADI Blackfin
Atmel AVR->
Cypress PSoC
Microchip PIC->
Silicon Labs
ST Microelectronics->
Texas Instruments->
Embedded Ethernet->
Embedded Software->
I/O Modules->
Parts & Components->
Pick & Place Tools
Programmable Logic (PLD)
Prototype PCBs->
ROM/Flash Emulators
Test & Measurement->
Tutorial Software
Universal Programmers->
Intro to Embedded Tools
Embedded News Digest
Useful Resources
Shipping & Returns
Warranty & Liability
Privacy Notice
Conditions of Use
Contact Us
Raisonance 8051 Linker

The LX-51 8051 linker is the standard linker for the 8051 family but, unlike many other linkers, it has been expanded with several new directives and concepts. For example 'segment grouping' permits better CPU control and more efficient mapping of user memory.

With the RIDE development environment, the implementation of LX-51 is easy, as the file and library list is automatically accessed when an application is 'made'.

Default options allow immediate application of the linker in a way that is nearly transparent to the user.

The LX-51 Linker is used for linking files (relocatable modules) that have been assembled or compiled separately, in order to produce a single file, which is directly usable in the programming of an EPROM (ROM), or for loading onto a debugging tool such as PCE-5130C or SIMICE-51.

Oplx51.tif (229210 octets)
LX-51 only processes files in relocatable OMF-51 format, generated by most assemblers and compilers in files with the extension OBJ. The final file produced by LX-51 is also in OMF-51 format, but contains only absolute, rather than relocatable, segments. This file has the suffix AOF.

The different stages of linking

  • Choice of the necessary modules. Those modules containing information of no use will simply be ignored.
  • Allocation of necessary memory space for each of the segments declared in the selected modules, and translation of intra-module references.
  • Resolution of the EXTERNAL references between modules.
  • Generation of absolute code.
  • Detection of errors or anomalies arising from the preceding stages, and creation of a list file.

Generated files

LX-51 creates two types of file : absolute code files and list files. These files have the same name, but different suffixes : M51 for the list, AOF for absolute code, and Xk (k=1,..31) for code files where the EXTENDEDAREA option has been used.

The format of the output files is the same as that of the input files i.e. OMF-51. As these output files no longer contain relocatable segments, they can be directly loaded by RAISONANCE's debugging tools: SIMICE-51 or PCE-51. However, these output files conserve the symbol tables in order to permit symbolic debugging.

The listing is an ASCII file that reports errors encountered during the Linking process, physical space addresses for all relocatable segments, and a table of symbols.



Available Raisonance 8051 Software Tool Packages

Raisonance 8051 Software Tools are offered in several different product packages. The table below lists the tools included with each of those packages. By following the description link, you can get more information on each tool. By clicking on the product code link you can go directly to the order page for each of the product packages.


Description Link PRODUCTS
LITE Package
Compiler Package
Enterprise Suite
Macro assembler MA-51
Code banking linker LX-51
Utilities UTIL51
ANSI C compiler RC-51
Simulator/debugger SIMICE-51
ROM monitor MON-51
Tiny RTOS KR-51Tiny
3 tasks
3 tasks
3 tasks
full RTOS
CodeCompressor CComp-51
Multiproc. simulation MulSim51
125 tasks
Scripts RIDEscript

* Unrestricted version of the tool is included with the product package
(1) You can compress and simulate, but you can't save the compressed code

Shopping Cart more
0 items
What's New? more
J-Link ULTRA+, High-Speed USB JTAG Debugger with Software
J-Link ULTRA+, High-Speed USB JTAG Debugger with Software
Specials more
40-pin ZIF socket for 0.3" and 0.6" wide DIP packages
40-pin ZIF socket for 0.3" and 0.6" wide DIP packages
01. LCD 4-mux, 7 digits x 14 segments, progress bar, arrows
02. LCD 4-mux, 7.1 digits x 7 segments, progress bar, arrows
03. PIC16F628A-I/P Microcontroller, 18 DIP, 20 MHz
04. Atmel ATtiny2313-20PU AVR Microcontroller, 20 DIP, 20 MHz
05. USB-to-Serial Cable: 3.3V TTL, Audio Plug Type, Reverse RX/TX
06. 2x5 (10-pin) 0.05" pitch IDC Connector Flat Ribbon Cable, 12cm
07. 2x10 (20-pin) 0.1" pitch IDC Connector Flat Ribbon Cable, 15cm
08. USB Universal In-Circuit Programmer PIC AVR ARM MSP 8051 EEPROM
09. ARM JTAG Debugger & Programmer, parallel port
10. Power Supply 3-12V DC, U.S. plug, 6 connection tips
Reviews more
Microchip PIC Prototyping PCB with RS232 and ICSP, 40-pin, 20MHz
Can't beat the price for an assembled proto board ready to r ..
5 of 5 Stars!
  Saturday 19 January, 2019   List of all our Products

Copyright © 2003-2017 MicroController Pros LLC
Powered by osCommerce