MicroController Pros Home Page My Account  Cart Contents  Checkout  
  Store » 0135904722 My Account  |  Cart Contents  |  Checkout   
Quick Find
 
Enter keywords to find the product you are looking for in the Quick Find field above

or use
Advanced Search
Categories
Accessory Boards->
8051->
ADI Blackfin
Arduino->
ARM->
Atmel AVR->
Cypress PSoC
Freescale->
FTDI->
Locktronics
Microchip PIC->
MIPS
Parallax->
Renesas
Silicon Labs
ST Microelectronics->
Texas Instruments->
Tibbo->
Books->
Displays->
E-Blocks->
EEPROM/EPROM/FLASH
Embedded Ethernet->
Embedded Software->
I/O Modules->
Parts & Components->
Pick & Place Tools
Programmable Logic (PLD)
Prototype PCBs->
Robotics
ROM/Flash Emulators
Test & Measurement->
Tutorial Software
Universal Programmers->
Wireless->
Information
Intro to Embedded Tools
Embedded News Digest
Useful Resources
Shipping & Returns
Warranty & Liability
Privacy Notice
Conditions of Use
Contact Us
MIPS RISC Architecture, 2nd ed. US$105.00

0135904722
MIPS RISC Architecture, 2nd ed.

MIPS RISC Architecture, 2nd edition, is a complete reference manual about the MIPS RISC architecture. Authors Gerry Kane and Joe Heinrich describe the Instruction Set Architecture (ISA) used by the R2000, R3000, R4000, and R6000 (collectively known as the R-Series) processors, together with an extension to this ISA. Focusing on the new R4000 and R6000 chips, this book is organized into two major sections: Chapters 1 through 6 describe the characteristics of the CPU, while Chapter 7 through 9 describe the Floating Point Unit (FPU).

This book describes the general characteristics and capabilities of each RISC processor, along with a description of the programming model, memory management unit (MMU), and the registers associated with each processor. Also included is an overview of the underlying concepts that distinguish RISC architecture from Complex Instruction Set Computer (CISC) architecture.

544 pages, softcover

Contents

  • 1. RISC Architecture: An Overview
  • 2. MIPS Processor Architecture Overview
  • 3. CPU Instruction Set Summary
  • 4. Memory Management System
  • 5. Caches
  • 6. Exception Processing
  • 7. FPU Overview
  • 8. FPU Instruction Set Summary and Instruction Pipeline
  • 9. Floating-Point Exceptions
  • A. CPU Instruction Set Details
  • B. FPU Instruction Set Details
  • C. Machine Language Programming Tips
  • D. Assembly Language Programming
  • E. IEEE Standard 754 Floating-Point Compatibility Issues
  • F. Scheduling Hazards
  • Index


This product was added to our catalog on Tuesday 11 October, 2005.

Reviews

Shopping Cart more
0 items
What's New? more
Flowcode 7 "Mechatronics Pack" Feature Pack
Flowcode 7 "Mechatronics Pack" Feature Pack
US$42.00
Specials more
AT91SAM9263 (ARM9) CPU Module V1.3, 64MB RAM, 262MB Flash
AT91SAM9263 (ARM9) CPU Module V1.3, 64MB RAM, 262MB Flash
US$168.00
US$79.00
Tell A Friend
 

Tell someone you know about this product.
Notifications more
NotificationsNotify me of updates to MIPS RISC Architecture, 2nd ed.
Reviews more
Write ReviewWrite a review on this product!
  Monday 23 October, 2017   List of all our Products

Copyright © 2003-2017 MicroController Pros LLC
Powered by osCommerce