MicroController Pros Home Page My Account  Cart Contents  Checkout  
  Store » Books » Chip Design » ELV9780123739735 My Account  |  Cart Contents  |  Checkout   
Quick Find
 
Enter keywords to find the product you are looking for in the Quick Find field above

or use
Advanced Search
Categories
Accessory Boards->
8051->
ADI Blackfin
Arduino->
ARM->
Atmel AVR->
Cypress PSoC
Freescale->
FTDI->
Locktronics
Microchip PIC->
MIPS
Parallax->
Renesas
Silicon Labs
ST Microelectronics->
Texas Instruments->
Tibbo->
Books->
  All Books
  Beginners
  8051
  80x86
  Arduino
  ARM
  Atmel AVR
  Freescale
  Microchip PIC
  Microsoft
  MIPS
  TI MSP430
  Analog Design
  Artificial Intelligence
  CAN
  Chip Design
  Chip Test & Verification
  Digital Electronics
  Digital Signal Processing
  Ecosystems
  Electronics
  Embedded Internet
  Embedded O/S
  Embedded Systems
  EMC
  Fiber Optics
  FPGA
  Math
  Mechanical Engineering
  Microscopy
  Nano Technology
  Networking
  Organic Materials
  Parallel Port
  Programming Languages->
  Robotics
  Security
  Software Development
  Storage - Memory
  UART
  USB
  Video-Graphics
  Wireless
Displays->
E-Blocks->
EEPROM/EPROM/FLASH
Embedded Ethernet->
Embedded Software->
I/O Modules->
Parts & Components->
Pick & Place Tools
Programmable Logic (PLD)
Prototype PCBs->
Robotics
ROM/Flash Emulators
Test & Measurement->
Tutorial Software
Universal Programmers->
Wireless->
Information
Intro to Embedded Tools
Embedded News Digest
Useful Resources
Shipping & Returns
Warranty & Liability
Privacy Notice
Conditions of Use
Contact Us
System-on-Chip Test Architectures US$69.95

ELV9780123739735
System-on-Chip Test Architectures

System-on-Chip Test Architectures: Nanometer Design for Testability

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost.

This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.

  • 896 pages, 603 ills
  • Trim size 7 1/2 X 9 1/4 in
  • Copyright 2008

System-on-Chip Test Architectures Key Points

  • Emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples.
  • Most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book.
  • Covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits.
  • Discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing.
  • Practical problems at the end of each chapter for students.

System-on-Chip Test Architectures Readership

Practitioners/Researchers in VLSI Design and Testing; Design or Test Engineers, as well as research institutes.

System-on-Chip Test Architectures Contents

Introduction; Digital Test Architectures; Fault-Tolerant Design; SOC/NOC Test Architectures; SIP Test Architectures; Delay Testing; Low-Power Testing; Coping with Physical Failures, Soft Errors, and Reliability Issues; Design for Manufacturability and Yield; Design for Debug and Diagnosis; Software-Based Self-Testing; FPGA Testing; MEMS Testing; High-Speed I/O Interface; Analog and Mixed-Signal Test Architectures; RF Testing; Testing Aspects of Nanotechnology Trends.

System-on-Chip Test Architectures Author Information

By Laung-Terng Wang, SynTest Technologies, Inc., Sunnyvale, CA, U.S.A.; Charles E. Stroud, Auburn University, Auburn, AL, U.S.A.; and Nur A. Touba, University of Texas, Austin, TX, U.S.A.


This product was added to our catalog on Tuesday 30 December, 2008.

Reviews

Shopping Cart more
0 items
What's New? more
Flowcode 7 for PIC, AVR, Arduino, ARM - Academic 50 User
Flowcode 7 for PIC, AVR, Arduino, ARM - Academic 50 User
US$1,727.00
Specials more
GSM/GPRS Module for Arduino
GSM/GPRS Module for Arduino
US$667.00
US$89.00
Tell A Friend
 

Tell someone you know about this product.
Notifications more
NotificationsNotify me of updates to System-on-Chip Test Architectures
Reviews more
Write ReviewWrite a review on this product!
  Friday 24 November, 2017   List of all our Products

Copyright © 2003-2017 MicroController Pros LLC
Powered by osCommerce